1. N. Agarwal, T. Krishna, L. Peh, N.K. Jha, Garnet: A detailed on-chip network model inside a full-system simulator, in 2009 IEEE International Symposium on Performance Analysis of Systems and Software (2009), pp. 33–42
2. A. Ahmed, F. Farahmandi, Y. Iskander, P. Mishra, Scalable hardware Trojan activation by interleaving concrete simulation and symbolic execution, in 2018 IEEE International Test Conference (ITC) (IEEE, New York, 2018), pp. 1–10
3. A. Ahmed, F. Farahmandi, P. Mishra, Directed test generation using concolic testing on RTL models, in 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE) (2018), pp. 1538–1543
4. A. Ahmed, Y. Huang, P. Mishra, Cache reconfiguration using machine learning for vulnerability-aware energy optimization. ACM Trans. Embedd. Comput. Syst. 18(2), 1–24 (2019)
5. N. Binkert, B. Beckmann, G. Black, S.K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D.R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M.D. Hill, D.A. Wood, The gem5 simulator. SIGARCH Comput. Archit. News 39(2), 1–7 (2011)