1. Accetta, M., et al.: Mach: a new kernel foundation for UNIX development (1986)
2. Advanced Micro Devices: AMD64 architecture programmer’s manual volume 3: General-purpose and system instructions, December 2017.
http://support.amd.com/TechDocs/24594.pdf
3. Borghorst, H., Spinczyk, O.: Increasing the predictability of modern COTS hardware through cache-aware OS-design. In: Proceedings of the 11th Workshop on Operating Systems Platforms for Embedded Real-Time Applications (OSPERT 2015), July 2015
4. Falk, H., et al.: TACLeBench: a benchmark collection to support worst-case execution time research. In: Schoeberl, M. (ed.) 16th International Workshop on Worst-Case Execution Time Analysis (WCET 2016). OpenAccess Series in Informatics (OASIcs), vol. 55, pp. 2:1–2:10. Schloss Dagstuhl-Leibniz-Zentrum für Informatik, Dagstuhl (2016)
5. Intel Corporation: Improving real-time performance by utilizing cache allocation technology, April 2015.
https://www.intel.com/content/dam/www/public/us/en/documents/white-papers/cache-allocation-technology-white-paper.pdf