Author:
Reddy Raviteja P.,Acharyya Amit,Khursheed Saqib
Publisher
Springer International Publishing
Reference33 articles.
1. Banerjee, K., Souri, S.J., Kapur, P., Saraswat, K.C.: 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proc. IEEE 89(5), 602–633 (2001)
2. Liu, C.C., Ganusov, I., Burtscher, M., Tiwari, S.: Bridging the processor-memory performance gap with 3D IC technology. IEEE Des. Test Comput. 22(6), 556–564 (2005)
3. Frank, T., Chappaz, C., Leduc, P., Arnaud, L., Moreau, S., Thuaire, A., El Farhane, R., Anghel, L.: Reliability approach of high density through silicon via (TSV). In: 2010 12th Electronics Packaging Technology Conference (EPTC), December 2010, pp. 321–324. IEEE (2010)
4. Zhao, Y.: Investigation into Yield and Reliability Enhancement of TSV-Based Three-Dimensional Integration Circuits. Doctoral Dissertation, University of Southampton (2014)
5. Athikulwongse, K., Yang, J.S., Pan, D.Z., Lim, S.K.: Impact of mechanical stress on the full chip timing for through-silicon-via-based 3-D ICs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32(6), 905–917 (2013)