1. F. Balarin, R. Passerone, Specification, synthesis, and simulation of transactor processes. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(10), 1749–1762 (2007)
2. G. Beltrame, C. Bolchini, A. Miele, Multi-level fault modeling for transaction-level specifications, in Proceedings of the 19th ACM Great Lakes symposium on VLSI (2009), pp. 87–92
3. N. Bombieri, F. Fummi, G. Pravadelli, Incremental ABV for functional validation of TL-to-RTL design refinement, in Proceedings of the 2007 Design, Automation and Test in Europe Conference and Exhibition (2007), pp. 882–887
4. N. Bombieri, F. Fummi, G. Pravadelli, A mutation model for the SystemC TLM 2.0 communication interfaces, in Proceedings of the 2008 Design, Automation and Test in Europe (2008), pp. 396–401
5. N. Bombieri, F. Fummi, V. Guarnieri, FAST: an RTL fault simulation framework based on RTL-to-TLM abstraction. J. Electron. Test. 28(4), 495–510 (2012)