Publisher
Springer International Publishing
Reference22 articles.
1. Gajski, D.D., Dutt, N.D., Wu, A.C., Lin, S.Y.: High-Level Synthesis: Introduction to Chip and System Design. Kluwer, Boston, USA (1992)
2. Auletta, R., Reese, B., Traver, C.A: Comparison of synchronous and asynchronous FSMD designs. In: Proceedings of the IEEE International Conference on Computer Design (ICCD 1993), pp. 178–182. IEEE, Cambridge, MA, USA (1993)
3. Karfa, C., Sarkar, D., Mandal, C.: Verification of datapath and controller generation phase in high-level synthesis of digital circuits. IEEE Trans. CAD 29(3), 479–492 (2010)
4. Hu, J., Wang, G., Chen, G., Wei, X.: Equivalence checking of scheduling in high-level synthesis using deep state sequences. IEEE Access 7, 183435–183443 (2019)
5. Schaumont, P., Shukla, S., Verbauwhede, I.: Design with race-free hardware semantics. In: Proceedings of the Design Automation & Test in Europe Conference, p. 6. IEEE, Munich, Germany (2006)