1. Waterman A, Asanovic K (eds) (2017) The RISC-V instruction set manual—volume I: User-Level ISA—Document Version 2.2, May 2017. https://riscv.org/specifications/
2. Waterman A, Asanovic K (eds) (2017) The RISC-V instruction set manual—volume II: Privileged ISA—Document Version 1.10, May 2017. https://riscv.org/specifications/
3. Traber A, Zaruba F, Stucki S, Pullini A, Haugou G, Flamand E, Gurkaynak FK, Benini L (2016) PULPino: a small single-core RISC-V SoC. In: 3rd RISCV workshop
4. Olivieri M, Cheikh A, Cerutti G, Mastrandrea A, Menichelli F (2017) Investigation on the optimal pipeline organization in RISC-V multi-threaded soft processor cores. In: Proceedings of 2017 new generation of CAS (NGCAS). IEEE, pp 45–48
5. Cheikh A, Cerutti G, Mastrandrea A, Menichelli F, Olivieri M (2017) The microarchitecture of a multi-threaded RISC-V compliant processing core family for IoT end-nodes. In: International conference on applications in electronics pervading industry, environment and society. Springer, Cham, pp 89–97