Author:
Hazra Suvadip,Dalui Mamata
Publisher
Springer International Publishing
Reference9 articles.
1. Ahmed, R.E.: Energy-aware cache coherence protocol for chip-multiprocessors. IEEE CCECE/CCGEI, Ottawa, May 2006, pp. 82–85, May 2006.
https://doi.org/10.1109/CCECE.2006.277390
2. Chaudhuri, P.P., Chowdhury, D.R., Nandi, S., Chatterjee, S.: Additive Cellular Automata - Theory and Applications, vol. 1. IEEE Computer Society Press, California (1997)
3. Hasegawa, K., Yanagisawa, M., Togawa, N.: A hardware-trojan classification method utilizing boundary net structures. In: 2018 IEEE International Conference on Consumer Electronics (ICCE), pp. 1–4. IEEE (2018)
4. Hyman, R., Bhattacharya, K., Ranganathan, N.: Redundancy mining for soft error detection in multicore processors. IEEE Trans. Comput. 60(8), 1114–1125 (2011)
5. Li, S., Ahn, J.H., Strong, R.D., Brockman, J.B., Tullsen, D.M., Jouppi, N.P.: McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures. In: 42nd Annual IEEE/ACM International Symposium on Microarchitecture 2009, MICRO-42, pp. 469–480. IEEE (2009)