1. Y. Li, X. Zhao, T. Cheng, Heterogeneous computing platform based on CPU+FPGA and working modes. 2016 12th International conference on computational intelligence and security (CIS) (2016), pp. 669–672
2. K. Rupp, Microprocessor trend data (2022). https://github.com/karlrupp/microprocessor-trend-data/tree/master/50yrs
3. M. Gianfagna, What is Moore’s law? (2021), https://www.synopsys.com/glossary/what-is-moores-law.html#:~:text=Definition,as E %3D mc2)
4. M.H. Scaling, Power, and the future of CMOS technology. Device research conference (2008), pp. 7–8
5. F. Juan, F. Qingwen, H. Xiaoting, et al., Performance optimization by dynamically altering cache replacement algorithm in CPU-GPU heterogeneous multi-core architecture. 2017 17th IEEE/ACM international symposium on cluster, cloud and grid computing (CCGRID) (2017), pp. 723–726