1. IRDS™. (2017). Edition. Retrieved May 23, 2019, from
http://irds.ieee.org/editions/2017
.
2. Kim, S.-D., Guillorn, M., Lauer, I., Oldiges, P., Hook, T., & Na, M.-H. (2015). Performance trade-offs in FinFET and gate-all-around device architectures for 7 nm-node and beyond. In: 2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), Rohnert Park, CA, USA. pp. 1–3.
3. Collaert, N. (2016). Device architectures for the 5nm technology node and beyond. Taiwan: Semicon.
4. Asenov, A., Wang, Y., Cheng, B., Wang, X., Asenov, P., Al-Ameri, T., & Georgiev, V.P. (2016). Nanowire transistor solutions for 5nm and beyond. In: 17th International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, USA. pp. 269–274.
5. Nagy, D., Indalecio, G., García-Loureiro, A. J., Elmessary, M. A., Kalna, K., & Seoane, N. (2018). FinFET versus gate-all-around nanowire FET: Performance, scaling, and variability. Journal of the Electron Devices Society, 6, 332–340.