Author:
Fariborz Marjan,Samani Mahyar,Fotouhi Pouya,Proietti Roberto,Yi Il-Min,Akella Venkatesh,Lowe-Power Jason,Palermo Samuel,Yoo S. J. Ben
Publisher
Springer International Publishing
Reference48 articles.
1. Ayar Labs Realizes Co-Packaged Silicon Photonics - WikiChip Fuse. https://fuse.wikichip.org/news/3233/ayar-labs-realizes-co-packaged-silicon-photonics/
2. JEDEC. https://www.jedec.org/sites/default/files/docs/JESD212.pdf
3. Thermistor Specification Fiber Specification an exemplary Eye Diagram of one F-P mode Externally modulated at 2.5 GHz filtered-out single channel. www.innolume.com
4. Zen - Microarchitectures - AMD - WikiChip. https://en.wikichip.org/wiki/amd/microarchitectures/zen
5. Batten, C., et al.: Building many-core processor-to-dram networks with monolithic CMOS silicon photonics. In: International Symposium on Microarchitecture (MICRO), pp. 8–21 (2009)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Scalable Hardware Acceleration of Graph Processing with Photonic Interconnects;2023 International Conference on Photonics in Switching and Computing (PSC);2023-09-26