Author:
Parasyris Konstantinos,Bellas Nikolaos,Antonopoulos Christos D.,Lalis Spyros
Publisher
Springer International Publishing
Reference14 articles.
1. Ashraf, R.A., Gioiosa, R., Kestor, G., DeMara, R.F.: Exploring the effect of compiler optimizations on the reliability of HPC applications. In: Processing on the International Parallel and Distributed Processing Symposium Workshops (IPDPSW), pp. 1274–1283 (2017)
2. Bacha, A., Teodorescu, R.: Using ECC feedback to guide voltage speculation in low-voltage processors. In: Proceedings of 47th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), pp. 306–318, December 2014.
https://doi.org/10.1109/MICRO.2014.54
3. Bacha, A., Teodorescu, R.: Dynamic reduction of voltage margins by leveraging on-chip ECC in itanium II processors. SIGARCH Comput. Archit. News 41(3), 297–307 (2013).
https://doi.org/10.1145/2508148.2485948
4. Bergman, K., Borkar, S., Campbell, D., Carlson, W., Dally, W., et al.: Exascale computing study: technology challenges in achieving exascale systems. Technical report, DARPA IPT (2008)
5. Bienia, C., Kumar, S., Singh, J.P., Li, K.: The PARSEC benchmark suite: characterization and architectural implications. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 72–81. ACM (2008)