1. Latha, P., Ramasamy, S., & Vigneshraja, S. (2017). A comparative approach for the design of delay locked loop with low power consumption. International Journal of Trend in Research and Development (IJTRD), Special Issue, 3–8.
2. Gholami, M. (2013). A novel low power architecture for DLL-based frequency synthesizers. Circuits System Signal Process, 32(2), 781–801.
3. Elkholy, A., Coombs, D., Nandwana, R., Elmallah, A., & Hanumolu, P. (2019). A 2.5–5.75-GHz ring-based injection-locked clock multiplier with background-calibrated reference frequency doubler. IEEE Journal of Solid-State Circuits, 54(7), 2049–2058.
4. Jeong, M., Shin, M., Kim, J., Seung, M., Lee, S., & Kim, J. (2019). Measurement and analysis of system-level ESD-induced jitter in a delay-locked loop. IEEE Transactions on Electromagnetic Compatibility (Early Access), 1–12.
5. Kuo, C. H., Lai, H. J., & Lin, M. F. (2011). A multi-band fast-locking delay-locked loop with jitter-bounded feature. IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control, 58(1), 51–59.