1. Narendra, S.G., Chandrakasan, A.P.: Leakage in Nanometer CMOS Technologies. Springer Science & Business Media (2006)
2. Calimera, A., Macii, E., Poncino, M.: Design techniques for nbti-tolerant power-gating architectures. IEEE Trans. Circ. Syst. II: Express Briefs 59(4), 249–253 (2012)
3. Ravindra, N.M.: International technology roadmap for semiconductors (İTRS). J. Electron. Mater. 30(12), 1478–1627 (2001). Symposium
4. Pattanaik, M., Agnihotri, S., Varaprashad, M.V.D.L., Arasu, T.A.: Enhanced ground bounce noise reduction in a low leakage 90 nm 1-volt cmos full adder cell. In: 2010 International Symposium on Electronic System Design (ISED), pp. 175–180. IEEE (2010)
5. Deepaksubramanyan, B.S., Nunez, A.: Analysis of subthresh-old leakage reduction in cmos digital circuits. In: 50th Midwest Symposium on Circuits and Systems, 2007, MWSCAS 2007, pp. 1400–1404. IEEE (2007)