Author:
Ciarpi G.,Puccioni G.,Mestice M.,Monda D.,Rossi D.,Saponara S.
Publisher
Springer Nature Switzerland
Reference18 articles.
1. Chun, K.B., et al.:A frequency scaling model for energy efficient DVFS designs based on circuit delay optimization. In: 2015 International Symposium on Consumer Electronics (ISCE), pp. 1–2 (2015)
2. Park, C., et al.: A new DVFS algorithm to minimize energy consumption on system-on-chip architecture and electrical characteristics. In: 2022 IEEE International Conference on Consumer Electronics (ICCE), pp. 1–4 (2022)
3. Jawad, H., et al.: SysScale: exploiting multi-domain dynamic voltage and frequency scaling for energy efficient mobile processors. In: 2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA). IEEE (2020)
4. Albea, C., et al.: Architecture and robust control of a digital frequency-locked loop for fine-grain dynamic voltage and frequency scaling in globally asynchronous locally synchronous structures. J. Low Power Electron. 7(3), 328–340 (2011)
5. Mestice, M., et al.: Analysis and design of integrated blocks for a 6.25 GHz spacefibre PLL. Sensors 20, 4013 (2020)