Publisher
Springer International Publishing
Reference12 articles.
1. Albartus, N., Hoffmann, M., Temme, S., Azriel, L., Paar, C.: Dana universal dataflow analysis for gate-level netlist reverse engineering. IACR Trans. Cryptographic Hardware Embedded Syst. 2020(4), 309–336 (2020). https://doi.org/10.13154/tches.v2020.i4.309-336. https://tches.iacr.org/index.php/TCHES/article/view/8685
2. Lecture Notes in Computer Science;GT Becker,2013
3. Duarte, J., et al.: Fast inference of deep neural networks in FPGAs for particle physics. J. Instrum. 13(07), P07027 (2018)
4. Dupuis, S., Flottes, M.L.: Logic locking: a survey of proposed methods and evaluation metrics. J. Electron. Testing 35(3), 273–291 (2019). https://doi.org/10.1007/s10836-019-05800-4. https://hal-lirmm.ccsd.cnrs.fr/lirmm-02128826
5. Han, Z., Yasin, M., Rajendran, J.J.: Does logic locking work with EDA tools? In: 30th USENIX Security Symposium (USENIX Security 21), pp. 1055–1072. USENIX Association, August 2021. https://www.usenix.org/conference/usenixsecurity21/presentation/han-zhaokun
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Targeted Bitstream Fault Fuzzing Accelerating BiFI on Large Designs;2023 IEEE International Symposium on Hardware Oriented Security and Trust (HOST);2023-05-01