Author:
Alsuhli Ghada,Sakellariou Vasilis,Saleh Hani,Al-Qutayri Mahmoud,Mohammad Baker,Stouraitis Thanos
Publisher
Springer Nature Switzerland
Reference33 articles.
1. Harris, D.M., Harris, S.L.: Hardware description languages. In: Digital Design and Computer Architecture, pp. 172–237 (2022)
2. IEEE: IEEE standard for floating-point arithmetic, IEEE Std 754-2019 (revision of IEEE 754-2008). Institute of Electrical and Electronics Engineers, New York (2019)
3. Sze, V., Chen, Y.H., Yang, T.J., Emer, J.S.: Efficient processing of deep neural networks. Synthesis Lectures on Computer Architecture 15(2), 1–341 (2020)
4. Courbariaux, M., Bengio, Y., David, J.P.: Training deep neural networks with low precision multiplications (2014). arXiv preprint arXiv:1412.7024
5. Leon, V., Paparouni, T., Petrongonas, E., Soudris, D., Pekmestzi, K.: Improving power of DSP and CNN hardware accelerators using approximate floating-point multipliers. ACM Trans. Embed. Comput. Syst. (TECS) 20(5), 1–21 (2021)
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献