1. Chandrasekar, K., et al.: Exploiting expendable process margins in DRAMs for run-time performance optimization. In: Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, Dresden, Germany, pp. 1–6, 24–28 March 2014
2. Huang, P.S., et al.: Warpage, stresses and KOZ of 3D TSV DRAM package during manufacturing processes. In: Proceedings of the 14th International Conference on Electronic Materials and Packaging (EMAP), Lantau Island, Hong Kong, China, pp. 1–5, 13–16 December 2012
3. Hamdioui, S., Taouil, M., Haron, N.Z.: Testing open defects in memristor-based memories. IEEE Trans. Comput. 64, 247–259 (2013)
4. Guldi, R., Watts, J., Paparao, S., Catlett, D., Montgomery, J., Saeki, T.: Analysis and modeling of systematic and defect related yield issues during early development of new technology. In: Proceedings of the Advanced Semiconductor Manufacturing Conference and Workshop, Boston, MA, USA, vol. 4, pp. 7–12, 23–25 September 1998
5. Shen, L., Cockburn, B.: An optimal march test for locating faults in DRAMs. In: Proceedings of the 1993 IEEE International Workshop on Memory Testing, San Jose, CA, USA, pp. 61–66, 9–10 August 1993