1. Chiu, Y., Nikolic, B., Gray, P.R.: Scaling of analog-to-digital converters into ultra-deep-dubmicron CMOS. In: Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, pp. 375–382 (2005)
2. Danial, L., Wainstein, N., Kraus, S., Kvatinsky, S.: Breaking through the speed-power-accuracy tradeoff in ADCs using a memristive neuromorphic architecture. IEEE Trans. Emerg. Topics Comput. Intell. 2(5), 396–409 (2018)
3. Lewis, S.H.: Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications. IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process. 39(8), 516–523 (1992)
4. Lee, C.C., Flynn, M.P.: A SAR-assisted two-stage pipeline ADC. IEEE J. Solid-State Circuits 46(4), 859–869 (2011)
5. Çikan, N.N., Aksoy, M.: Analog to digital converters performance evaluation using figure of merits in industrial applications. In: European Modelling Symposium, pp. 205–209 (2016)