Author:
Sowmya K. B.,Chandana ,Anjana M. D.
Publisher
Springer International Publishing
Reference41 articles.
1. A. Booth, A signed binary multiplication technique. Q. J. Me. & Appl. March 4, 236–240 (1951)
2. C.S. Wallace, A suggestion for a fast multiplier. IEEE Trans. Electron. Comput. 13, 14–17 (1964)
3. D. Chandel, G. Kumawat, P. Lahoty, V.V. Chandrodaya, S.K. Sharma, Booth multiplier: Ease of multiplication. Int. J. Emerg. Technol. Adv. Eng. (IJETAE) 3, 3 (2013)
4. M. Nicolaidis, R.D. Duarte, Fault-secure parity prediction Booth multipliers. IEEE Des. Test Comput. 16, 90–101 (1999)
5. Wang, L., Jou, S., Lee, C. (2008) A well-structured modified Booth multiplier design. 2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT), 85–88
Cited by
3 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献