Author:
Ghavami Behnam,Raji Mohsen
Publisher
Springer International Publishing
Reference16 articles.
1. R. R. Rao, D. Blaauw, and D. Sylvester, “Soft error reduction in combinational logic using gate resizing and flipflop selection,” in Proc. IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2006, pp. 502–509.
2. W. Sootkaneung and K. K. Saluja, “Soft error reduction through gate input dependent weighted sizing in combinational circuits,” in Proc. 12th International Symposium Quality Electronic Design (ISQED), 2011, pp. 1–8.
3. Q. Zhou and K. Mohanram, “Gate sizing to radiation harden combinational logic,” IEEE Trans. Comput. Des. Integr. Circuits Syst., vol. 25, no. 1, pp. 155–166, 2006.
4. F. Dabiri, A. Nahapetian, T. Massey, M. Potkonjak, and M. Sarrafzadeh, “General Methodology for Soft-Error-Aware Power Optimization Using Gate Sizing,” IEEE Trans. Comput. Des. Integr. Circuits Syst., vol. 27, no. 10, pp. 1788–1797, 2008.
5. W. Sheng, “Soft Error Optimization of Standard Cell Circuits Based on Gate Sizing and Multi-objective Genetic Algorithm,” in Proc. 46th annual Design Automation Conference (DAC), 2009, pp. 502–507.