Publisher
Springer Nature Switzerland
Reference13 articles.
1. Alok, G.: Architecture apocalypse dream architecture for deep learning inference and compute-versal ai core. Embedded World (2020)
2. Bhattacharyya, S., Murthy, P., Lee, E.: APGAN and RPMC: complementary heuristics for translating DSP block diagrams into efficient software implementations. Des. Autom. Embedded Syst. 2, 33–60 (1997)
3. Bhattacharyya, S.S., Lee, E.A.: Scheduling synchronous dataflow graphs for efficient looping. J. VLSI Signal Process. Syst. 6(3), 271–288 (1993)
4. Desnos, K., Heulot, J.: PiSDF: parameterized & interfaced synchronous dataflow for MPSoCs runtime reconfiguration. In: 1st Workshop on Methods and Tools for Dataflow Programming (METODO). ECSI, Madrid, Spain (2014)
5. Heulot, J., et al.: An experimental toolchain based on high-level dataflow models of computation for heterogeneous mpsoc. In: Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing, pp. 1–2 (2012)
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献