1. Josephson, D., Poehlman, S., Govan, V.: Debug Methodology for the McKinley Processor. In: IEEE International Test Conference, pp. 451–460 (2001, October)
2. van Rootselaar, G.J., Vermeulen, B.: Silicon Debug: Scan Chains Alone Are Not Enough. In: IEEE International Test Conference, pp. 892–902 (1999, September)
3. Gizopoulos, D. (ed.): Advances in Electronic Testing: Challenges and Methodologies Series: Frontiers in Electronic Testing. Springer, Boston (2006)
4. Gangartikar, P., Presson, R., Rosner, L.: Test/Characterization Procedures for High Density Silicon RAMs. In: IEEE International Solid-State Circuits Conference, pp. 62–63 (1982, May)
5. Hammond, J., Sery, G.: Knowledge-Based Electrical Monitor Approach Using Very Large Array Yield Structures to Delineate Defects During Process Development and Production Yield Improvement. In: Proceedings of International Workshop on Defect and Fault Tolerance in VLSI, pp. 67–80 (1991, November)