Author:
Halavar Bheemappa,Talawar Basavaraj
Publisher
Springer International Publishing
Reference16 articles.
1. Bose, A., Ghosal, P., Mohanty, S.P.: A low latency scalable 3D NoC using BFT topology with table based uniform routing. In: 2014 IEEE Computer Society Annual Symposium on VLSI, pp. 136–141 (2014)
2. Dally, W.J., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Design Automation Conference, Proceedings, pp. 684–689. IEEE (2001)
3. Dally, W., Towles, B.: Principles and Practices of Interconnection Networks. Morgan Kaufmann, San Francisco (2004)
4. Debora, M., Max, P., Marcio, K., Luigi, C., Altamiro, S.: Performance evaluation of hierarchical NoC topologies for stacked 3D ICs. In: Proceedings - IEEE International Symposium on Circuits and Systems, pp. 1961–1964, July 2015
5. Feero, B.S., Pande, P.P.: Networks-on-chip in a three-dimensional environment: a performance evaluation. IEEE Trans. Comput. 58(1), 32–45 (2009)