Author:
Jung Matthias,Weis Christian,Wehn Norbert
Publisher
Springer International Publishing
Reference45 articles.
1. A. Agrawal, G. Fohler, DRAM-related challenges in task scheduling with timing predictability on COTS multi-cores for safety-critical Systems, in Proceedings of the International Symposium on Memory Systems, MEMSYS ’17 (ACM, New York, 2017), pp. 265–267. https://doi.org/10.1145/3132402.3132417
2. A. Amaya, H. Gomez, E. Roa, Mitigating Row Hammer attacks based on dummy cells in DRAM, in 2017 IEEE International Conference on Consumer Electronics (ICCE) (2017), pp. 442–443. https://doi.org/10.1109/ICCE.2017.7889389
3. I. Bhati, M.T. Chang, Z. Chishti, S.L. Lu, B. Jacob, DRAM refresh mechanisms, trade-offs, and penalties. IEEE Trans. Comput. PP(99), 1 (2015). https://doi.org/10.1109/TC.2015.2417540
4. I. Bhati, M.T. Chang, Z. Chishti, S.L. Lu, B. Jacob, DRAM refresh mechanisms, penalties, and trade-offs. IEEE Trans. Comput. 65(1), 108–121 (2016). https://doi.org/10.1109/TC.2015.2417540
5. N. Binkert, B. Beckmann, G. Black, S.K. Reinhardt, A. Saidi, A. Basu, J. Hestness, D.R. Hower, T. Krishna, S. Sardashti, R. Sen, K. Sewell, M. Shoaib, N. Vaish, M.D. Hill, D.A. Wood, The gem5 simulator. SIGARCH Comput. Archit. News 39(2), 1–7 (2011). https://doi.org/10.1145/2024716.2024718
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献