1. RISC-V “V” Vector Extension, Version 0.9 (2020)
2. RISC-V “B” Bitmanip Extension, Version 0.94-draft (2021)
3. Waterman, A., Asanovic, K.: The RISC-V instruction set manual, volume I: Unprivileged ISA, version 20191214-draft. RISC-V Foundation, Technical report (2020)
4. Achronix Semiconductor Corp.: Speedcore architecture. https://www.achronix.com/speedcore-architecture. Accessed 10 Apr 2022
5. Ahmed, S.Z.: eFPGAs: Architectural explorations, system integration & a visionary industrial survey of programmable technologies. Ph.D. dissertation, Université Montpellier II-Sciences et Techniques du Languedoc (2011)