Author:
Luo Gang,Wang Qiangang,Liu Yujia,Zhang Yuping,Sun Hanyue,Zhou Qicheng
Publisher
Springer Nature Switzerland
Reference17 articles.
1. IEEE Standard for Ethernet. IEEE Std 802.3-2018 (Revision of IEEE Std 802.3-2015), pp. 1–5600 (2018)
2. Aggarwal, R.: FPGA place & route challenges. In: Proceedings of the 2014 on International Symposium on Physical Design, pp. 45–46 (2014)
3. Balef, H.A., Jiao, H., de Gyvez, J.P., Goossens, K.: An analytical model for interdependent setup/hold-time characterization of flip-flops. In: 2017 18th International Symposium on Quality Electronic Design (ISQED), pp. 209–214. IEEE (2017)
4. Bushnaq, S., Nakura, T., Ikeda, M., Asada, K.: All digital baseband 50 Mbps data recovery using 5$$\times $$ oversampling with 0.9 data unit interval clock jitter tolerance. In: 2009 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, pp. 206–209. IEEE (2009)
5. Xilinx Datasheet. Artix-7 FPGAS data sheet: DC and AC switching characteristics v1. 18 (2015)