Author:
Asadizanjani Navid,Rahman Mir Tanjidur,Tehranipoor Mark
Publisher
Springer International Publishing
Reference42 articles.
1. Arm, A.: Security technology-building a secure system using trustzone technology. ARM Technical White Paper (2009)
2. Boit, C., Helfmeier, C., Kerst, U.: Security risks posed by modern ic debug and diagnosis tools. In: 2013 Workshop on Fault Diagnosis and Tolerance in Cryptography, pp. 3–11. IEEE (2013)
3. Boit, C., Tajik, S., Scholz, P., Amini, E., Beyreuther, A., Lohrke, H., Seifert, J.P.: From ic debug to hardware security risk: The power of backside access and optical interaction. In: 2016 IEEE 23rd International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), pp. 365–369. IEEE (2016)
4. Borel, S., Duperrex, L., Deschaseaux, E., Charbonnier, J., Cledière, J., Wacquez, R., Fournier, J., Souriau, J.C., Simon, G., Merle, A.: A novel structure for backside protection against physical attacks on secure chips or sip. In: 2018 IEEE 68th Electronic Components and Technology Conference (ECTC), pp. 515–520. IEEE (2018)
5. Byrne, R.C.: Tamper resistant integrated circuit structure (1994). US Patent 5,369,299
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献