Author:
Huhn Sebastian,Drechsler Rolf
Publisher
Springer International Publishing
Reference18 articles.
1. C. Acero et al., Embedded deterministic test points. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 25(10), 2949–2961 (2017). https://doi.org/10.1109/TVLSI.2017.2717844
2. C. Albrecht, IWLS 2005 benchmarks, in Proceedings of the International Workshop on Logic & Synthesis (2005)
3. A. Chandra, K. Chakrabarty, System-on-a-chip test-data compression and decompression architectures based on Golomb codes. IEEE Trans. VLSI Syst. 20(3), 355–368 (2001). https://doi.org/10.1109/43.913754
4. H. Dhotre et al., Automated optimization of scan chain structure for test compression-based designs, in Proceedings of the IEEE Asian Test Symposium (2016), pp. 185–190. https://doi.org/10.1109/ATS.2016.60
5. IEEE Standard Verilog Hardware Description Language, in IEEE Std 1364-2001 (2001), pp. 1–792. https://doi.org/10.1109/IEEESTD.2001.93352