1. K.J. Balakrishnan, N.A. Touba, Relationship between entropy and test data compression. IEEE Trans. VLSI Syst. 26(2), 386–395 (2007). https://doi.org/10.1109/TCAD.2006.882600
2. A. Chandra, K. Chakrabarty, System-on-a-chip test-data compression and decompression architectures based on Golomb codes. IEEE Trans. VLSI Syst. 20(3), 355–368 (2001). https://doi.org/10.1109/43.913754
3. C.J. Clark, CJTAG: Enhancement to IEEE 1149.1 Uses Concurrent Test to Reduce Test Times (Kluwer Academic Publishers, 2006)
4. W.R.A. Dias, E.D. Moreno, Code compression using multi-level dictionary, in IEEE 4th Latin American Symposium on Circuits and Systems (LASCAS) (2013), pp. 1–4. https://doi.org/10.1109/LASCAS.2013.6519043
5. S. Huhn et al., A Codeword-Based Compaction Technique for On-Chip Generated Debug Data Using Two-Stage Artificial Neural Ntworks. Informal Proceedings of the GI/GMM/ITG Workshop für Testmethoden und Zuverlässigkeit von Schaltungen und Systemen (2018)