1. R. Cappe, C. Perry-Sullivan, Yield and cost challenges at 16 nm and beyond, Solid State Technology, See:
http://electroiq.com/blog/2016/02/yield-and-cost-challenges-at-16nm-and-beyond/
2. G.S. May, C.J. Spanos, Fundamentals of Semiconductor Manufacturing and Process Control (Wiley, New Jersey, 2006)
3. B. Murphy, Cost-size optima of monolithic integrated circuits. Proc. IEEE 52(12), 1537 (1964)
4. J. Pineda de Gyvez, D. Pradhan, Integrated Circuit Manufacturability (IEEE Press, New York, 1999)
5. T. Okabe, M. Nagata, S. Shimada, Analysis of yield of integrated circuits and a new expression for the yield, in Defect and Fault Tolerance in VLSI Systems, ed. by C. Stapper, vol. 2, (Plenum Press, New York, 1990)