1. D. Riccardi, A. Causio, I. Filippi, A. Paleari, L.V.A. Pregnolato, P. Galbiati, BCD8 from 7 V to 70 V: a new 0.18 μm technology platform to address the evolution of applications towards smart power ICs with high logic contents. IEEE Proc. ISPSD, (2007), pp. 73–76
2. S. Pendharkar, R. Pan, T. Tamura, B. Todd, T. Efland, 7 to 30 V state-of-art power device implementation in 0.25 μm LBC7 BiCMOS-DMOS process technology.. IEEE Proc. ISPSD, (2004), pp. 419–422
3. H. Yang, W.-G. Min, X. Lin, V. Newenhouse, J. Huber, H. Xu, Z. Zhang, B. Peterson, J.K. Zuo, Low-leakage SMARTMOS 10 W technology at 0.13 μm node with optimized analog, power, and logic devices for SOC design. VLSI-TSA, (2008), pp. 111–114
4. H.L. Chou, P.C. Su, J.C.W. Ng, P.L. Wang, H.T. Lu, C.J. Lee, W.J. Syue, S.Y. Yang, Y.C. Tseng, C.C. Cheng, C.W. Yao, R.S. Liou, Y.C. Jong, J.L. Tsai, J. Cai, H.C. Tuan, C.F. Huang, J. Gong, 0.18 μm BCD technology platform with best-in-class 6 V to 70 V power MOSFETs. IEEE Proc. ISPSD, (2012), pp. 401–404
5. I-Y. Park et al., BD180 – a new 0.18 μm BCD (Bipolar-CMOS-DMOS) technology from 7 V to 60 V. IEEE Proc. ISPSD, (2008), pp. 64–67