Author:
Darwish Amr Baher,El-Moursy Magdy Ali,Dessouky Mohamed Amin
Publisher
Springer International Publishing
Reference19 articles.
1. Chandrakasan, A. P., Sheng, S., & Brodersen, R. W. (1992). Low-power CMOS digital design. IEICE Transactions on Electronics, 75(4), 371–382.
2. Mutoh, S. I., Douseki, T., Matsuya, Y., Aoki, T., Shigematsu, S., & Yamada, J. (1995). 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS. IEEE Journal of Solid-State circuits, 30(8), 847–854.
3. Gonzalez, R., Gordon, B. M., & Horowitz, M. A. (1997). Supply and threshold voltage scaling for low power CMOS. IEEE Journal of Solid-State Circuits, 32(8), 1210–1216.
4. Borkar, S. (1999). Design challenges of technology scaling. IEEE micro, 19(4), 23–29.
5. Accellera Systems Initiative. Transaction Level Modeling.
http://www.accellera.org
.