1. Bae, G., Bae, D.-I., Kang, M., Hwang, S.M., Kim, S.S., Seo, B., Kwon, T.Y., Lee, T.J., Moon, C., Choi, Y.M., Oikawa, K., Masuoka, S., Chun, K.Y., Park, S.H., Shin, H.J., Kim, J.C., Bhuwalka, K.K., Kim, D.H., Kim, W.J., Yoo, J., Jeon, H.Y., Yang, M.S., Chung, S.-J., Kim, D., Ham, B.H., Park, K.J., Kim, W.D., Park, S.H., Song, G., Kim, Y.H.: 3 nm GAA technology featuring multi-bridge-channel FET for low power and high performance applications. In: IEEE International Electron Device Meeting (IEDM 2018), San Francisco, CA, 1–5 December 2018, pp. 656–659 (2018).
https://doi.org/10.1109/iedm.2018.8614629
2. Samsung Electronics: Press Release, 15 May 2019.
https://news.samsung.com/global/samsung-electronics-leadership-in-advanced-foundry-technology-showcased-with-latest-silicon-innovations-and-ecosystem-platform
3. Lee, J.Y.: Samsung develops world’s first 3-nm processor. Korean Maeil Economy, 2 January 2020.
https://n.news.naver.com/article/009/0004493648
4. International Roadmap for Devices and Systems (IRDS™), 2018 Edition.
https://irds.ieee.org/editions/2018
5. Lapedus, M., Sperling, E.: Making chips at 3 nm and beyond. Semicon. Eng., 16 April 2020.
https://semiengineering.com/making-chips-at-3nm-and-beyond/