Publisher
Springer International Publishing
Reference18 articles.
1. Bowman, K.A., Duvall, S.G., Meindl, J.D.: Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid-State Circuits 37(2), 183–190 (2002)
2. Zhai, B., Hanson, S., Blaauw, D., Sylvester, D.: Analysis and mitigation of variability in subthreshold design. In: Proceedings of the 2005 International Symposium on Low Power Electronics and Design, CA, USA, pp. 20–25. IEEE (2005)
3. Harish, B.P., Bhat, N., Patil, M.B.: Analytical modeling of CMOS circuit delay distribution due to concurrent variations in multiple processes. Solid State Electron. 50(7–8), 1252–1260 (2006)
4. Boning, D.S., Nassif, S.: Models of process variations in device and interconnect. In: Design of High Performance Microprocessor Circuits, pp. 98–115. IEEE Press (2000)
5. Lin, T., Chong, K., Gwee, B., Chang, J.S., Qiu, Z.: Analytical delay variation modeling for evaluating sub-threshold synchronous/asynchronous designs. In: Proceedings of the 8th IEEE International NEWCAS Conference, Montreal, Canada, pp. 69–72. IEEE (2010)