1. Baker, R. J. (2010). CMOS circuit design, layout, and simulation (3rd ed.). Wiley-IEEE Press, 2010.
2. Bowen, N. S., & Pradham, D. K. (1993). Processor- and memory-based checkpoint and rollback recovery. Computer, 26(2), 22–31.
3. Calin, T., Nicolaidis, M., & Velazco, R. (1996). Upset hardened memory design for submicron CMOS technology. IEEE Transactions on Nuclear Science, 43(6), 2874–2878.
4. Cornelius, C., Sill, F., Sämrow, H., Salzmann, J., Timmermann, D., & da Silva Jr., D. C. (2008). Encountering gate oxide breakdown with shadow transistors to increase reliability. In Symposium on Integrated Circuits and Systems Design (SBCCI) (pp. 111–116). New York, NY: ACM.
5. de Oliveira, M. L., Sill Torres, F., & da Silva Fernandes, K. (2018). Cell library design for ultra-low power internet-of-things applications. In International Symposium on Instrumentation Systems, Circuits and Transducers (INSCIT) (pp. 1–6).