1. Aghaee, N., He, Z., Peng, Z., & Eles, P. (2010). Temperature-aware soc test scheduling considering inter-chip process variation. In Proceedings of Asian Test Symposium (ATS) (pp. 395–398).
2. Anagnostopoulos, I., Bartzas, A., & Soudris, D. (2010). Application specific temperature reduction systematic methodology for 2D and 3D network-on-chip. In Proceedings of International Workshop on Power and Timing Modeling Optimization and Simulation (PATMOS) (pp. 86–95).
3. Azampanah, S., Eskandari, A., Khademzadeh, A., & Karimi, F. (2013). Traffic-aware selection strategy for application-specific 3D NoC. Advances in Computer Science: An International Journal, 2(5), 107–117.
4. Benyamina, A. E. H., Boulet, P., Aroui, A., Eltar, S., & Dellal, K. (2010). Mapping real time applications on NoC architecture with hybrid multi-objective algorithm. In Proceedings of International Conference on Metaheuristics and Nature Inspired Computing (pp. 1–10).
5. Bhardwaj, K., Jena, R. K. (2009) Energy and bandwidth aware mapping of IPs onto regular NoC architectures using multi-objective genetic algorithms. In Proceedings of International Symposium on System-on-Chip (SOC) (pp. 27–31).