1. Sahoo, S.R., Mahapatra, K.K.: Design of low power and high-speed ripple carry adder using modified feed through logic. In: 2012 International Conference on Communications, Devices and Intelligent Systems (CODIS) (2012). 978-1-4673-4700-6/12/$3l.00 ©2012 IEEE
2. Vaidya, S., Dandekar, D.: Delay-power performance comparison of multipliers in VLSI circuit design. Int. J. Comput. Netw. Commun. (IJCNC) 2(4), 47–56 (2010)
3. Saxena, P., Chandra, D., Kumar, S.: Design of a 1-bit full adder for low power application. (IJAEST) Int. J. Adv. Eng. Sci. Technol. 10(1), 019–025 (2011)
4. Sunil Gavaskar Reddy, Y., Rajendra Prasad, V.V.G.S.: The power comparison of CMOS and adiabatic full adder circuits. Int. J. VLSI Des. Commun. Syst. (VLSICS) 2(3), 11 (2011)
5. Ali, M.H., Sahani, A.K.: Study and implementation and comparison of different multipliers based on array, KCM and Vedic mathematics using EDA tools. Int. J. Sci. Res. Publ. 3(6), 1 (2013). ISSN 2250-3153