Author:
Mandal Swagata,Tavva Yaswanth,Bhattacharjee Debjyoti,Chattopadhyay Anupam
Publisher
Springer International Publishing
Reference32 articles.
1. Ibe, E., Taniguchi, H., Yahagi, Y., Shimbo, K., Toba, T.: Impact of scaling on neutron-induced soft error in srams from a 250 nm to a 22 nm design rule. IEEE Trans. Electron Devices 57(7), 1527–1538 (2010)
2. Krasniewski, A.: Concurrent error detection in sequential circuits implemented using FPGAs with embedded memory blocks. In: Proceedings, 10th IEEE International On-Line Testing Symposium, pp. 67–72, July 2004
3. Asadi, G., Tahoori, M.B.: Soft error mitigation for SRAM-based FPGAs. In: 23rd IEEE VLSI Test Symposium (VTS 2005), pp. 207–212, May 2005
4. Reviriego, P., Argyrides, C., Maestro, J.A.: Efficient error detection in double error correction bch codes for memory applications. Microelectron. Reliab. 52(7), 1528–1530 (2012). Special Section “Thermal, mechanical and multi-physics simulation and experiments in micro-electronics and micro-systems (EuroSimE 2011)”
5. Chen, B., Zhang, X., Wang, Z.: Error correction for multi-level NAND flash memory using reed-solomon codes. In: 2008 IEEE Workshop on Signal Processing Systems, pp. 94–99, October 2008