1. International Technology Roadmap for Semiconductors (ITRS), “Interconnect”, 2011, http://www.itrs.net/.
2. S. Sayil, U. K. Borra, “A Multiline Model for Time-Efficient Estimation of Crosstalk,” Analog Integrated Circuits and Signal Processing, vol. 59, no. 1, pp. 65–75, 2009.
3. S. S. Sapatnekar, “Capturing the effect of crosstalk on delay”, Proceedings of 13th Int. Conf. on VLSI Design, pp. 364–369, 2000.
4. A. B. Kahng, S. Muddu, E. Sarto, “On switch factor based analysis of coupled RC interconnects”, Proc. of Design Automation Conf., pp. 79–84, 2000.
5. P. Chen, D.A. Kirkpatrick, K. Keutzer, “Miller factor for gate-level coupling delay calculation”, Int. Conf. on C. A. D. (ICCAD), pp. 68–74, 2000.