1. A. Vittal and M. Marek-Sadowska. “Crosstalk reduction for VLSI”, IEEE Transactions on Computer-Aided Design, Vol. 16, pp. 1817–1824, 1997.
2. A. B. Kahng, S. Muddu, and D. Vidhani, “Noise and delay uncertainty studies for coupled RC interconnections”, IEEE Int. ASIC/SOC Conf., pp. 3–8, 1999.
3. S. Nakagawa, D. M. Sylvester, J. McBride, and S.-Y. Oh “On-chip crosstalk noise model for deep submicrometer ULSI interconnect”, H. P. Journal, Vol. 49, pp. 39–45, 1998.
4. J. Cong, D.Z. Pan, and P. V. Srinavas, “Improved crosstalk modeling for noise constrained interconnect optimization”, Proceedings of ASP/DAC, pp. 373–378, 2001.
5. M. R. Becer, D. Blaauw, V. Zolotov, R. Panda, I. N. Hajj, “Analysis of noise avoidance techniques in DSM interconnects using a complete crosstalk noise model”, 2002 Design, Automation and Test in Europe Conference, pp. 456–464, 2002.