1. ITRS Report.
http://www.itrs2.net/itrs-reports.html
.
2. Gracieli Posser, Sachin S Sapatnekar, and Ricardo Reis. Analyzing the electromigration effects on different metal layers and different wire lengths. In Electromigration Inside Logic Cells, pages 93–98. Springer, 2017.
3. Bradley Geden. Understand and avoid electromigration (em) & ir-drop in custom ip blocks. Synopsys White Paper, pages 1–6, 2011.
4. Jens Lienig and Göran Jerke. Electromigration-aware physical design of integrated circuits. In VLSI Design, 2005. 18th International Conference on, pages 77–82. IEEE, 2005.
5. Taeyoung Kim, Xin Huang, Hai-Bao Chen, Valeriy Sukharev, and Sheldon X-D Tan. Learning-based dynamic reliability management for dark silicon processor considering em effects. In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2016, pages 463–468. IEEE, 2016.