Author:
Zhang Zhuo,Li Ya,Xia Lei,Xue Jianxin,Wu Jiang,Mao Xiaoguang
Publisher
Springer Science and Business Media LLC
Reference9 articles.
1. Flake P, Moorby P, Golson S, Salz A, Davidmann S. Verilog HDL and its ancestors and descendants. Proceedings of the ACM on Programming Languages, 2020, 4(HOPL): 87
2. Foster H D. Trends in functional verification: a 2014 industry study. In: Proceedings of the 52nd ACM/EDAC/IEEE Design Automation Conference. 2015, 1–6
3. Kuon I, Rose J. Measuring the gap between FPGAs and ASICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26(2): 203–215
4. Foster H. The 2020 Wilson research group functional verification study. See Blogs.sw.siemens.com/verificationhorizons/2020/11/10/part-2-the-2020-wilson-research-group-functional-verification-study website, 2020
5. Agha G, Palmskog K. A survey of statistical model checking. ACM Transactions on Modeling and Computer Simulation, 2018, 28(1): 6