1. SMITH M C, PETERSON G D. Optimization of shared high-performance reconfigurable computing resources [J]. ACM Transactions on Embedded Computing Systems, 2012, 11(2): 36.
2. MIYAMORI T, OLUKOTUN K. A Quantitative analysis of reconfigurable coprocessors for multimedia applications [C]//IEEE Symposium on FPGAs for Custom Computing Machines. [s.l.]: IEEE, 1998: 2–11.
3. SINGH H, LEE M H, LU G M, et al. MorphoSys: An integrated reconfigurable system for data-parallel and computation-intensive applications [J]. IEEE Transactions on Computers, 2000, 49(5): 465–481.
4. VEREDAS F J, SCHEPPLER M, MOFFAT W, et al. Custom implementation of the coarse-grained reconfigurable ADRES architecture for multimedia purposes [C]//International Conference on Field Programmable Logic and Applications. [s.l.]: IEEE, 2005: 106–111.
5. PACT XPP Technologies. XPP-III processor overview [EB/OL]. (2006-07-13). http://www.pactxpp.com.