1. Abraham, S; Padmanabhan, K.; Instruction Reorganization for a Variable-Length Pipelined Microprocessor, IEEE Intl. Conf. on Comp. Design, 1988, pp. 96–101
2. Aho, A.V.; Sethi, R.; Ullmann, J.D. Compilers: Principles, Techniques, Tools; Addison Wesley, 1988
3. Arya S.; An Optimal Instruction-Scheduling Model for a Class of Vector Processors; IEEE Trans. on Comp., Vol. 34, No. 11, 1985, pp. 981–995
4. Bernstein, D.; An Improved Approximation Algorithm for Scheduling Pipelined Machines; Proc. of the Intern. Conf. on Parallel Processors; St. Charles, Aug. 1988
5. Bernstein, D.; Gertner, I.; Scheduling Expressions on a Pipelined Processor with a Maximal Delay of One Cycle; ACM Trans. on Prog. Lan. and Sys.; Vol 11, No. 1, 1989, pp. 57–66