1. Roelands, W.: Platform FPGA-the Future of Logic Design. XESS Journal. V38, N4 (2000) 4–7
2. Kung, S.Y.: VLSI processor arrays. Prentice Hall, Englewood Cliffs (1988).
3. Quinton, P., Robert, Y.: Systolic algorithms and architectures. Prentice Hall, Englewood Cliffs (1991).
4. Kanevski, J.S., Sergyienko, A.M., Piech, H.: A method for the structural synthesis of pipelined array processors. In: Proc. 1-st Int. Conf. ”Parallel Processing and Applied Mathematics”, PPAM’94, Częstochowa (Poland), Sept. 14–16 (1994) 100–108.
5. Guzinski, A., Kanevski, J.S., Sergyienko, A.M.: A method for mapping unimodular loops into application-specific parallel architectures.In: Proc. 2-nd Int. Conf. on Parallel Processing and Applied Math.-PPAM’97, Zakopane (Poland) (1997) 362–371.