Abstract
AbstractThis paper investigated the effect of flux activator used in reflow flux formulation on the electrochemical reliability of electronic devices. The focuses were placed on the perspective of surface insulation resistance (SIR), cleanliness, and its morphology transformation and redistribution behavior of flux residue under climatic exposure. Standardized accelerated climatic test on SIR comb-structure pattern was performed to benchmark the humidity interaction of the tested flux formulations used in solder paste. The influence of stand-off height for the surface-mount component on the humidity robustness was analyzed using an in-house designed dummy test rig and electrochemical impedance spectroscopy. Scanning electron microscopy and conductivity measurement was used to understand the hydrolytic degradation of the flux residue and the release of the conductive ionic residues during climatic exposure. Results indicate the spreading area and the hydrolytic degradation behavior of the flux residue were influenced by the type of flux activators used in flux formulation. The climatic reliability was influenced by the combined effect of the aggressiveness of flux activator and the spreading of the flux residue. However, result also shows that the climatic reliability of the surface-mount device can be improved by increasing the stand-off height of the components together with selected flux formulation.
Funder
CELCORR/CreCon consortium
Technical University of Denmark
Publisher
Springer Science and Business Media LLC
Subject
Electrical and Electronic Engineering,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials
Reference43 articles.
1. T.R.E.N.D.S. Mordor Intelligence, Surface mount technology market-growth, and forecasts (2020–2025), 2019. https://www.mordorintelligence.com/industry-reports/surface-mount-technology-market
2. E.H. Amalu, Y.T. Lui, N.N. Ekere, R.S. Bhatti, G. Takyi, Investigation of the effects of reflow profile parameters on lead-free solder bump volumes and joint integrity, in: AIP conference proceedings. 2011. doi: https://doi.org/10.1063/1.3552519
3. G.R. Blackwell, Experiences with the transition to surface mount technology in ECET labs, in: ASEE 2004 Annu. Conf. Expo. “Engineering Res. New Height., American Society for Engineering Education, 2004: pp. 5569–5573
4. M.C. Li, A. Al-Refaie, C. Yang, DMAIC approach to improve the capability of SMT solder printing process. IEEE Trans. Electron. Packag. Manuf. 31, 126–133 (2008). https://doi.org/10.1109/TEPM.2008.919342
5. R. Ambat, H. Conseil-Gudla, V. Verdingovas, Corrosion in electronics, in Reference module in chemistry molecular sciences and chemical engineering. ed. by J. Reedijk (Elsevier, Amsterdam, 2018). https://doi.org/10.1016/B978-0-12-409547-2.13437-7