1. P.M. Kuhn and W. Stechele, “Complexity Analysis of the Emerging MPEG-4 Standard as a Basis for VLSI Implementation,” International Conference on Visual Communications and Image Processing, 1998.
2. H.C. Chang, L.G. Chen, M.Y. Hsu, and Y.C. Chang, “Performance Analysis and Architecture Evaluation of MPEG-4 Video Codec System,” IEEE International Symposium on Circuits and Systems (ISCAS), vol. 2, 2000, pp. 449–452.
3. A. Hatabu, T. Miyazaki, and I. Kuroda, “QVGA/CIF Resolution MPEG-4 Video Codec Based on a Low-Power and General-Purpose DSP,” in IEEE Workshop on Signal Processing Systems (SiPS), 2002, pp. 15–20.
4. H. Nakayama, T. Yoshitake, H. Komazaki, Y. Watanabe, H. Araki, K. Morioka, J. Li, L. Peilin, S. Lee, H. Kubosawa, and Y. Otobe, “An MPEG-4 Video LSI with an Error-Resilient Codec Core Based on a Fast Motion Estimation Algorithm,” IEEE International Solid-State Circuits Conference (ISSCC), vol. 1, 2002, pp. 368–474.
5. M. Takahashi, T. Nishikawa, M. Hamada, T. Takayanagi, H. Arakida, N. Machida, H. Yamamoto, T. Fujiyoshi, Y. Ohashi, O. Yamagishi, T. Samata, A. Asano, T. Terazawa, K. Ohmori, Y. Watanabe, H. Nakamura, S. Minami, T. Kuroda, and T. Furuyama, “A 60-MHz 240-mW MPEG-4 Videophone LSI with 16-Mb Embedded DRAM,” IEEE Journal of Solid-State Circuit, vol. 35, no. 11, 2000, pp. 1713–1721.