A Software-Hardware Co-Implementation of MPEG-4 Advanced Video Coding (AVC) Decoder with Block Level Pipelining-Reference-Cited by-同舟云学术

A Software-Hardware Co-Implementation of MPEG-4 Advanced Video Coding (AVC) Decoder with Block Level Pipelining

Published:2005-08 Issue:1 Volume:41 Page:93-110
ISSN:0922-5773
Container-title:Journal of VLSI signal processing systems for signal, image and video technology
language:en
Short-container-title:J VLSI Sign Process Syst Sign Image Video Technol

Author:

Wang Shih-Hao,Peng Wen-Hsiao,He Yuwen,Lin Guan-Yi,Lin Cheng-Yi,Chang Shih-Chien,Wang Chung-Neng,Chiang Tihao

Publisher

Springer Science and Business Media LLC

Subject

Electrical and Electronic Engineering,Information Systems,Signal Processing

Link

http://link.springer.com/content/pdf/10.1007/s11265-005-6253-3.pdf

Reference17 articles.

1. Joint Video Team (JVT) of ISO/IEC MPEG&ITU-T VCEG, “Draft ITU-T Recommendation and Final Draft International Standard of Joint Video Specification,” JVT-G050, ISO/IEC JTC1/SC29/WG11 and ITU-T SG16 Q.6, Mar. 2003.

2. J. Zhang, Y. He, S. Yangm, and Y. Zhong, “Performance and Complexity Join Optimization for H.264 Video Coding,” in Proc. IEEE International Symposium on Circuit and System, May 2003, pp. 888–891.

3. V. Lappalainen, A. Hallapuro and T. D. Hamalainen, “Performance of H.26L Video Encoder on General Purpose Processor,” Journal of VLSI Signal Processing System for Signal, Image and Video Technology, pp. 239–249, 2003.

4. V. Lappalainen, A. Hallapuro, and T. D. Hamalainen, “Optimized Implementation of Emerging H.26L Video Decoder on Pentium III,” in Proc. 5th WSES, July 2001.

5. K. Ramkishor and V. Gunashree, “Real Time Implementation of MPEG-4 Video Decoder on ARM7TDMI,” in Proc. IEEE International Symposium on Intelligent Multimedia, Video, and Speech Processing, May 2001, pp. 522–526.

Cited by 15 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. An Optimization Framework for Codes Classification and Performance Evaluation of RISC Microprocessors;Symmetry;2019-07-19

2. Reconfigurable Parser Architecture Design with Microprogrammed Controller for Multiple Purposes;Journal of Signal Processing Systems;2016-03-14

3. List Scheduling in Embedded Systems Under Memory Constraints;International Journal of Parallel Programming;2014-11-12

4. List Scheduling in Embedded Systems under Memory Constraints;2013 25th International Symposium on Computer Architecture and High Performance Computing;2013-10

5. Development of a High-Level Simulation Approach and Its Application to Multicore Video Decoding;IEEE Transactions on Circuits and Systems for Video Technology;2009-11