Parallel Architecture Core (PAC)—the First Multicore Application Processor SoC in Taiwan Part II: Application Programming-Reference-Cited by-同舟云学术

Parallel Architecture Core (PAC)—the First Multicore Application Processor SoC in Taiwan Part II: Application Programming

Published:2010-04-15 Issue:3 Volume:62 Page:383-402
ISSN:1939-8018
Container-title:Journal of Signal Processing Systems
language:en
Short-container-title:J Sign Process Syst

Author:

Chen Jia-Ming,Liu Chun-Nan,Yang Jen-Kuei,Tseng Shau-Yin,Shih Wei-Kuan,Wu An-Yeu

Publisher

Springer Science and Business Media LLC

Subject

Hardware and Architecture,Modeling and Simulation,Information Systems,Signal Processing,Theoretical Computer Science,Control and Systems Engineering

Link

http://link.springer.com/content/pdf/10.1007/s11265-010-0471-z.pdf

Reference31 articles.

1. Shahbahrami, A., Juurlink, B. H. H., Vassiliadis, S. (2004). A Comparison between processor architectures for multimedia applications. Proceedings of the 15th Annual Workshop on Circuits, Systems and Signal Processing, ProRisc, Veldhoven, The Netherlands, November 2004, pp. 138–152.

2. Dasu, A., & Panchanathan, S. (2002). A survey of media processing approaches. IEEE Transactions on Circuits and Systems for Video Technology, 12(8), 633–645.

3. Mahajan, R., Nair, R., Wakharkar, V., Swan, J., Tang, J., & Vandentop, G. (2002). Emerging directions for packaging technologies. Intel Technology Journal, 6(2), 61–76.

4. Song, J., Shepherd, T., Minh, C., Huq, A., Syed, L., Roy, S., et al. (2003). A low power open multimedia application platform for 3G wireless. Proceedings of IEEE International SoC Conference, 17–20 Sept. 2003, pp. 377–380.

5. Knight, W. (2005). Two heads are better than one [dual-core processors]. IEE Review, 51(9), 32–35.

Cited by 4 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. The Research of High-Definition Video Processing System Based on SOC;Proceedings of the 2015 Chinese Intelligent Systems Conference;2015-11-08

2. A New Schedule Strategy of Embedded Multi-core SoC;Lecture Notes in Electrical Engineering;2014

3. Improvement of Multimedia Performance Based on 3-D Stacking Memory Architecture and Software Refinement;2012 IEEE 14th International Conference on High Performance Computing and Communication & 2012 IEEE 9th International Conference on Embedded Software and Systems;2012-06

4. Compiler supports for VLIW DSP processors with SIMD intrinsics;Concurrency and Computation: Practice and Experience;2011-10-07