1. Visual computing technology from NVIDIA. http://www.nvidia.com/ .
2. Espasa, R., Valero, M., & Smith, J.E. (1998). Vector architectures: past, present and future. In 12th international conference on Supercomputing.
3. Kozyrakism, C., & Patterson, D. (2003). Overcoming the limitations of conventional vector processors. In ACM SIGARCH Computer Architecture News.
4. Lee, Y., Avizienis, R., Bishara, A., Xia, R., Lockhart, D., Batten, C., & Asanović, K. (2011). Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators. In ACM SIGARCH Computer Architecture News, (Vol. 39 pp. 129–140): ACM.
5. Hussain, T., Pericas, M., Navarro, N., & Ayguade, E. Implementation of a Reverse Time Migration Kernel using the HCE High Level Synthesis Tool.